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Abstract
A tool is developed in order to input Reo circuits and generate their corresponding constraint
automata. The XML schemas for input and output are presented which establish a common
interface for generating an integrated set of tools. Two heuristics in joining constraint automata
are presented and experimental results are shown.
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1 Introduction
Reo is introduced in [5,2], as a coordination language for modeling component-
based systems. The components in a model are exogenously coordinated using
Reo connectors. The simplest connectors in Reo are channels. Reo channels
are connected through nodes and build up more complex connectors compo-
sitionally. So, a Reo circuit is made up of components, channels, and nodes
as its elements.
A coalgebraic semantic model for Reo is presented in [6], in which con-
nectors are relations on inﬁnite timed data streams. Constraint automata
are presented in [4] based on timed data streams, which capture operational
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semantics of Reo. Constraint automata provide compositional semantics for
Reo where each Reo element is mapped to a constraint automaton and the
model for the whole circuit is constructed using the join algorithm of constraint
automata.
Eﬃcient modeling of real-world systems in Reo and analyzing Reo circuits
using constraint automata can only be done using automated tools. A set of
integrated tools are needed in order to enter Reo circuits, map them to con-
straint automata, and then analyze the behavior of the model using constraint
automata.
In this paper, we present a tool, RtC, for entering Reo circuits in XML
format, and map the circuits to constraint automata. The input of the tool
may also be multiple constraint automata to be joined. The architecture and
the interfaces of the tool are designed in a way to provide extensibility, and
heuristics are used in the main algorithms to provide eﬃciency. For developing
the tool, a standard XML schema is deﬁned for constraint automata, and the
mapping of this XML schema and the existing standard XML schema for
Reo [7] are established. The standard XML schemas for Reo circuits and
for constraint automata provide a common interface between diﬀerent tools
supporting Reo. In implementing the join algorithm, heuristics are used in
selecting two automata out of multiple automata to be joined, and also in
obtaining the product of two automata.
Related work. Apart from the theoretical work on Reo and constraint au-
tomata, there are also some automated supports provided by tools. In [10,9]
a tool is presented for joining constraint automata which is used to model and
verify software architectural assemblies. The input and output of this tool is
in text format and has a CSP-like style. The join algorithm only considers
the transitions and the states play no role in obtaining the product. The RtC
follows the work in [8], adding the Reo to constraint automata conversion
functionality and also optimizing the join algorithm. The ineﬃciency of the
join implementation in [8] which is only applicable for small examples shows
the need for better algorithms and useful heuristics which are presented here.
In [11] another approach is used in order to automate reasoning about Reo
models. An operational semantics is presented in SOS [12] rules, and it is
translated to Maude [1] rewriting logic. Constraint automata are not used in
this approach.
This paper is the ﬁrst paper explaining a tool that automates the mapping
of Reo to constraint automata, the standard interfaces for integrating the set
of tools supporting Reo, and the algorithms and heuristics used in joining
automata.
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Structure of the paper. In Section 2, Reo and constraint automata are ex-
plained. Section 3 explains the tool using a simple example, and Section 4
describes the heuristics used in the tool and our experimental results. Sec-
tion 5 contains our conclusions and future works.
2 Reo and Constraint Automata
Reo is an exogenous coordination language based on a calculus of channels [2].
Reo consists of components that are connected via connectors which coordi-
nate their activities. Each component is a software implementation whose
instances can be executed on physical and logical devices. Primitive connec-
tors are channels which have two ends. There are two types of channel ends:
source and sink. A source channel end accepts data into its channel, and a
sink channel end dispenses data out of its channel. Each channel end can be
connected to at most one component instance at any given time. Complex
connectors are constructed through composition of simpler ones by applying
join operations. Channels are joined together in a node, so, a node is a con-
struct which consists of a set of channel ends.
Channel Types. Reo has diﬀerent types of channels. A channel may have a
source and a sink end, two source ends, or two sink ends. Some basic types of
channels, used in this paper, are the following:
• Sync: This channel has a source and a sink end, and no buﬀer. It accepts
a data item through its source end iﬀ it can simultaneously dispense it
through its sink.
• LossySync: This channel is similar to the Sync channel, except that it
always accepts all data items through its source end. If it is possible for
it to simultaneously dispense the data item through its sink (e.g., there is
a take operation pending on its sink) the channel transfers the data item;
otherwise the data item is lost.
• SyncDrain: This channel has two source ends. It accepts a data item
through one of its ends iﬀ a data item is also available for it to simulta-
neously accept through its other end as well. All data accepted by this
channel are lost.
• FIFO-n: This channel has a source and a sink end, and a bounded buﬀer
with capacity of n data items. The accepted data items are kept in the
internal FIFO buﬀer of the channel. The appropriate I/O operations on the
sink end of the channel obtain the content of the buﬀer in the FIFO order.
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Node Types. The nodes in Reo, are categorized as:
• Sink node: All of the channel ends in the node are sink. A take operation
from this node succeeds only if at least one of the coincident channel ends
oﬀers a data item. If more than one channel ends oﬀer data, one is selected
non-deterministically. A sink node, thus, acts as a (fair) nondeterministic
merger.
• Source node: All of the channel ends in the node are source. A write
operation on it succeeds only if all of the source ends in the node accept
the data, in which case data is transparently written to every source end
coincident on the node. Thus, a source node acts as a replicator.
• Mixed node: It contains both sink and source channel ends. It combines
the behavior of a sink node and a source node in an atomic iteration of an
endless loop: in every iteration, it nondeterministically selects and takes a
suitable data item oﬀered by one of its coincident sink channel ends and
replicates it into all of its coincident source channel ends. A data item is
suitable for selection in an iteration only if it can be accepted by all source
channel ends that coincide on the mixed node.
Reo provides operations that enable components to connect and perform
I/O on sink and source nodes. Note that, a component cannot connect to, take
from, or write to mixed nodes. At most one component can be connected to
a (source or sink) node at a time. The I/O operations are performed through
interface nodes between diﬀerent components, which we call port nodes.
Constraint automata [4] are proposed as compositional semantics for Reo,
based on timed data streams [6]. Each element of a timed data stream is a
pair of time and a data item, where the time indicates when the data item
is being input or output. A transition ﬁres if it observes data item in a port
of the component and according to the observed data, the automaton may
change its state. A constraint automaton (over the data domain Data) is a
tuple A = (Q,Names,−→, Q0) where Q is a ﬁnite set of states, Names is a
ﬁnite set of names, −→ is a ﬁnite subset of Q× 2Names ×DC ×Q, called the
transition relation of A, and Q0 ⊆ Q is the set of initial states.
Constructing complex connectors out of simpler ones, is done by the join
operation in Reo. Joining two nodes destroys both nodes and produces a new
node on which all of their coincident channel ends coincide. Each channel
in Reo, and the merger nodes are mapped to a constraint automaton. Some
examples of this mapping are depicted in Figure 1(taken from [4]). The single
most important composition operator in Reo, join, amounts to a product of
automata.
The product-automaton of the two constraint automataA1 = (Q1,Names1,
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Fig. 1. Constraint automata for some basic Reo channels, and merger node
−→1, Q0,1) and A2 = (Q2,Names2,−→2, Q0,2), is [4]:
A1  A2 = (Q1 ×Q2,Names1 ∪ Names2,−→, Q0,1 ×Q0,2)
where −→ is deﬁned by the following rules:
q1
N1,g1
−→1 p1, q2
N2,g2
−→2 p2, N1 ∩Names2 = N2 ∩Names1
〈q1, q2〉
N1∪N2,g1∧g2
−−−−−−−−→ 〈p1, p2〉
and
q1
N,g
−→1 p1, N ∩Names2 = ∅
〈q1, q2〉
N,g
−→ 〈p1, q2〉
and latter’s symmetric rule. 
The ﬁrst rule is applied when in the automata there are two transitions
which can be ﬁred together. This happens only if there is no shared name in
both automata which is present on one of the transitions but not present on
the other one. In this case the transition in the resulting automaton has the
union of the names on both transitions, the data constraint is the conjunction
of the data constraints of the two transitions. The second rule is applied
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when a transition in one automaton can be ﬁred independently of the other
automaton, which happens when the names on the transition are not included
in the other automaton.
After a join operation, hiding in the result automaton can be done. Hid-
ing abstracts the details of internal communication among channels in a Reo
circuit, and shows the observable behavior of a Reo circuit. Model checking
and analysis methods available for ﬁnite state automata and labeled transition
systems can be adapted to the constraint automata [4].
3 RtC Tool
RtC is the tool for automating the translation of Reo to constraint automata.
A Reo circuit may include diﬀerent channel types as well as black box compo-
nents. The corresponding constraint automata of a set of primitive channels
are provided in RtC, and the behavior of the components must be speciﬁed
as constraint automata as well. The input and output format for Reo chan-
nels and constraint automata are based on their corresponding standard XML
schema [7]. RtC is implemented in Java and maps a Reo circuit to a constraint
automaton, using the constraint automata join operation. Instead of inputting
a Reo circuit, the user may input multiple constraint automata and perform
the join and hide operations directly. Figure 2 shows the use case diagram of
RtC tool.
Fig. 2. The use case diagram of RtC tool
The UML component diagram of the RtC tool is shown in Figure 3. The
Command Interpreter package is used for interpreting user’s commands and
their arguments and provides appropriate messages when errors are encoun-
tered. This interpreter uses the Automaton package to parse an automaton
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in the XML format and to perform automata related operations as joining
and hiding. The Command Interpreter also uses ReoCircuit package to parse
a Reo circuit XML and convert it to its corresponding automaton. The Di-
gester package is for parsing XML ﬁles according to their schemas.
Fig. 3. The component diagram of RtC tool
3.1 Reo and Constraint Automata in XML Format
In the following we shortly explain the XML format for both Reo and con-
straint automata, and then show an example.
XML Speciﬁcation of Reo Circuits
A Reo circuit is deﬁned in the XML format which is validated according to a
standard Reo schema [7]. Each Reo circuit is deﬁned by a circuit element in
the XML ﬁle. A circuit element consists of two child elements named header
and body elements. The header element contains a connector element which
is used for deﬁning the channel ends in the circuit that will be connected
to external channel ends. The body element is a composite element whose
constituent elements are channels, nodes and components. Each channel and
node is speciﬁed by some predeﬁned types in the standard XML schema of
Reo. Each node is described by deﬁning its coincident channel ends. Each
channel is described by deﬁning its two channel ends. A channel end is deﬁned
by assigning a unique identiﬁer (number) to it. In the components element,
we may have multiple connector instances. These are instances of predeﬁned
connectors existing in ﬁles.
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XML Speciﬁcation of Constraint Automata
A constraint automaton is also deﬁned in the XML format which can be used
as input or output of the tool. This XML ﬁle is validated by its corresponding
schema provided in [8]. Each constraint automaton is deﬁned by a gxl element
which has the type of graphType. Each graphType is deﬁned by two elements;
node and edge elements for deﬁning the states and transitions of an automa-
ton respectively. The node element is a simple element that consists of one
attribute name. The edge element is a composite element that consists of two
elements, signal and constraint, for deﬁning the names and data constraints
of the transition respectively.
3.2 Example
In this section, we show a simple Reo circuit and its XML speciﬁcation, and
also the XML of its corresponding constraint automaton. We also brieﬂy
explain the mapping between two XML speciﬁcations. The Reo circuit is
referred to as Two-Sequencer and is shown in Figure 4.
Fig. 4. The Two-Sequencer Reo circuit
This circuit receives data from channel ends, A and B, simultaneously
and orders them in the AB format. Thus, the accepting language of the
corresponding automaton is (AB)∗. This circuit has three port nodes, n1, n2,
and n6, each including channel ends 1, 3 and 12 respectively. As noted above,
these channel ends are deﬁned in the header element of the XML deﬁnition, as
shown in Figure 5. The internal nodes and channels are deﬁned in the body
element of the circuit, as shown in Figure 6.
The channel ends 1, 3, and 12 ﬁre simultaneously, while there are write
operations on channel ends 1 and 3, and a take operation on channel end 12.
The data token on channel end 1, A, is taken by channel end 12 and the data
token of channel end 3, B, is reserved in FIFO1 (shown as c4 in Figure 4).
When channel end 12 performs another take operation, the data token B is
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<?xml version="1.0" encoding="UTF-8"?> 
<circuit xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" 
xsi:noNamespaceSchemaLocation="./reo_circuit_schema_v1.0.xsd"> 
 <header> 
  <title>Two Sequencer</title> 
  <author/> 
  <description/> 
  <connector> 
   <name>Sequence</name> 
   <offers> 
    <ce_ref ce_id_ref="1"/> 
    <ce_ref ce_id_ref="3"/> 
    <ce_ref ce_id_ref="12"/> 
   </offers> 
  </connector> 
 </header> 
Fig. 5. The XML speciﬁcation for the Two-Sequencer Reo circuit: the header element
<body> 
         <channels> 
  <sync id="c1"> 
  <source ce_id="1" name="A"/> 
  <sink ce_id="2"/> 
 </sync> 
 <sync id="c2"> 
  <source ce_id="3" name="B"/> 
  <sink ce_id="4"/> 
 </sync> 
 <sync id="c3"> 
  <source ce_id="5"/> 
  <sink ce_id="6"/> 
 </sync> 
 <fifo1 id="c4"> 
  <source ce_id="7"/> 
  <sink ce_id="8"/> 
 </fifo1> 
 <syncdrain id="c5"> 
  <source ce_id="9"/> 
  <source ce_id="10"/> 
 </syncdrain> 
 <sync id="c6"> 
  <source ce_id="11"/> 
  <sink ce_id="12" name="C"/> 
 </sync> 
         </channels> 
         <nodes> 
 <node id="n1" isHidden="false"> 
  <listCoincidentCEs> 
   <ce_ref ce_id_ref="1"/> 
  </listCoincidentCEs> 
 </node> 
 <node id="n2" isHidden="false"> 
  <listCoincidentCEs> 
   <ce_ref ce_id_ref="3"/> 
  </listCoincidentCEs> 
 </node> 
 <node id="n3" isHidden="true"> 
  <listCoincidentCEs> 
   <ce_ref ce_id_ref="2"/> 
   <ce_ref ce_id_ref="5"/> 
   <ce_ref ce_id_ref="9"/> 
  </listCoincidentCEs> 
 </node> 
 <node id="n4" isHidden="true"> 
  <listCoincidentCEs> 
   <ce_ref ce_id_ref="4"/> 
   <ce_ref ce_id_ref="7"/> 
   <ce_ref ce_id_ref="10"/> 
  </listCoincidentCEs> 
 </node> 
 <node id="n5" isHidden="true"> 
  <listCoincidentCEs> 
   <ce_ref ce_id_ref="6"/> 
   <ce_ref ce_id_ref="8"/> 
   <ce_ref ce_id_ref="11"/> 
  </listCoincidentCEs> 
 </node> 
 <node id="n6" isHidden="false"> 
  <listCoincidentCEs> 
   <ce_ref ce_id_ref="12"/> 
  </listCoincidentCEs> 
 </node> 
</nodes> 
<components/> 
</body> 
Fig. 6. The XML speciﬁcation for the Two-Sequencer Reo circuit: the body element
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taken from FIFO1 which makes it empty. The constraint automaton of this
circuit has two states, each representing the empty and full status of FIFO1.
This constraint automaton is shown in Figure 7. The XML deﬁnition of the
constraint automaton for Two-Sequencer generated by the RtC tool is shown
in Figure 8. The names on the transitions are the identiﬁers of the channel
ends in the port nodes. These names describe which channel ends are ﬁred
simultaneously in the corresponding circuit.
s1  s0 
1, 3, 12 
12
Fig. 7. The constraint automaton resulted for the Two-Sequencer
<gxl><graph> 
 <node id="*s1">*s1</node>   
               <node id="s0">s0 </node> 
 <edge id="edge " from="s0" to="s1"> 
  <signal>12 </signal> 
 </edge> 
 <edge id="edge " from="s1" to="s0"> 
  <signal>3 </signal> 
  <signal>1</signal> 
  <signal>12</signal> 
 </edge> 
</graph></gxl> 
Fig. 8. The XML speciﬁcation for the constraint automaton of the Two-Sequencer
4 Applied Algorithms
Diﬀerent algorithms can be applied to perform the product operation between
two automata (applying the rules of Section 2). One algorithm starts from pro-
duction of the initial state(s) of the two automata and continues the operation
considering only reachable states. Another algorithm ignores the states, and
deal only with the transitions. In the latter algorithm we generate the entire
state space resulting from the product of the two automata, and then traverse
the resulting graph to remove unreachable states. These two algorithms are
compared in Section 4.1.
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Another issue that aﬀects the performance of the product algorithm, is the
order of the selection of two automata among several automata to be joined.
Although the ﬁnal results are the same using diﬀerent orders, the intermediate
results can be signiﬁcantly diﬀerent. So, in the mapping algorithm, when we
are joining diﬀerent channels, components, and merger nodes, we can use a
heuristic for improving the performance. We apply a heuristic algorithm in
the RtC tool which is explained in Section 4.2.
4.1 The Algorithm for the Product of Two Automata
In the ﬁrst join algorithm only reachable states are generated and processed.
The time complexity of this algorithm in the worst case is O(n×m) where n
and m are the number of transitions in the automata. As the resulting tran-
sitions do not include the transitions of unreachable states, and each resulted
transition is observed once during the algorithm, the time complexity never
exceeds n × m, and in many cases it is less than that. In the second algo-
rithm the product of all transitions of the two automata are computed, then
unreachable states are removed using the graph coloring algorithm. Therefore
the time complexity of this algorithm is O(n×m+ v) where n and m are the
number of transitions of two automata and v is the number of states in the
result automaton. Thus, the ﬁrst algorithm is more eﬃcient than the second
algorithm.
4.2 The Algorithm in Joining Several Automata (Sequencing Algorithm)
As noted above, one can use heuristics to improve the performance of joining
several automata. In our heuristic algorithm in the RtC tool we consider the
Reo elements that are mapped into constraint automata, including channels,
merger nodes, and components. Note that a replicator node is not mapped
into a constraint automaton. A Reo circuit is converted into an undirected
graph of squares where each square represents an automaton, which is called
square graph in this paper. Two squares are connected if their corresponding
Reo objects are adjacent in the Reo circuit. Two Reo objects are adjacent if
they are connected directly or by a replicator node.
The square graph for the Two-Sequencer is shown in Figure 9. Each chan-
nel and the merger node named n5 are presented by a square in the graph.
The squares named c1 and c5 represent the automata resulted from channels
named c1 and c5 respectively in Figure 4. These squares are connected in this
graph because they are adjacent according to our deﬁnition via the replicator
node named n3 in Figure 4.
The heuristic algorithm is based on joining two adjacent squares (au-
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Fig. 9. The resultant square graph for the Two-Sequencer circuit
tomata) such that the product of the numbers of their transitions is minimum.
Joining adjacent squares causes their transitions to have at least one name in
common, which results in fewer transitions according to the ﬁrst product rule
in Section 2. Selecting two automata, the product of whose transitions is
minimum, results in less cost in each step, which improves the total cost of
the products, although ﬁnding such two automata results in an extra cost in
each step. In the following, we characterize the circuits where this overhead
is tolerated by the improvement obtained in the total cost of products.
An alternate algorithm is the incremental algorithm, which starts from
one square in the graph and joins other adjacent squares one by one. We can
not use dynamic programming technique for ﬁnding the optimum sequence of
products here, because we have a general graph instead of a line graph and
also the squares (automata) can be joined in an arbitrary sequence.
The sequences of automata product forTwo-Sequencer, following the heuris-
tic and incremental algorithms, are shown in Figures 10 and 11. The sequences
of automata product are performed from the inner most dotted squares toward
outer ones. The number of transitions for each square (automaton) named ci
or ni in the graph is represented by Ci and Ni respectively. When the incre-
mental algorithm is applied, ﬁrst c1 and c3 squares are joined by the cost of
C1 × C3 = 1 × 1 = 1 and the resulted automaton has one transition. Then
this automaton is joined to n5 by the cost of (1 × N5) = 1 × 2 = 1. Note
that 1 is the number of transitions for the automaton resulted from (c1  c3).
Thus, to calculate the total cost of products, the number of transitions for
intermediate automata resulted in each step should be considered. The to-
tal cost of products applying the incremental algorithm on Two-Sequencer is
((((((c1  c3)  n5)  c6)  c5)  c2)  c4) = (C1×C3) + (1×N5) + (2×
C6)+(2×C5)+(2×C2)+(2×C4) = 1+2+2+2+2+4 = 13. According to
above explanation, the total cost of product applying the heuristic algorithm
is ((((c1  c3)  (c5  c2))  c4)  (n5  c6)) = 11. The cost of join for
heuristic algorithm is better than the incremental algorithm, for this example.
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Fig. 10. The sequence of products using the incremental algorithm
Fig. 11. The sequence of products using the heuristic algorithm
These algorithms are implemented and tested for several circuits taken
from [7] (such as exclusive router-2, three sequencer with reset, cycler3 ) and
two Reo circuits designed for real-world examples in [13]. In this experiment
the execution time for both algorithms are compared as shown in the diagram
in Figure 12. According to these empirical results, in the case of simple circuits
these algorithms are almost equal but in the case of complex Reo circuits, our
heuristic algorithm performs signiﬁcantly better than the incremental algo-
rithm. Finding two automata that the product of their number of transitions
is minimum, causes an overhead in the total cost of heuristic algorithm, but
in this experiment, this overhead is tolerated by the improvement obtained in
the total cost of product.
In fact, this overhead is tolerated for a subset of circuits. We can assign to
each square a weight according to the number of its transitions. Such a square
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Fig. 12. The comparison of two sequencing algorithms: heuristic algorithm represented by dashed
line and incremental algorithm represented by solid line. The time unit is millisecond.
graph with weighted squares is called weighted square graph. We can cate-
gorize weighted square graphs into two categories named homogeneous and
non-homogeneous; a homogeneous square graph is the one, where the average
of weights for a square and its neighbors is almost the same for all squares.
A weighted square graph which is not homogeneous is non-homogeneous.
Roughly speaking in a non-homogeneous square graph, we can ﬁnd regions
that their squares are heavy or light and we call them heavy and light regions
respectively. When the weighted square graph is non-homogeneous, applying
heuristic algorithm will join all squares in a light region and then join this
region to heavier squares or regions such that the cost overhead of search will
be tolerated by the improvement obtained by the total cost of products. We
applied heuristic and incremental algorithms to the diﬀerent non-homogeneous
graphs (Reo circuits), with sample patterns shown in Figure 13. The result is
shown in Table 4.2.
Fig. 13. The diﬀerent sample patterns for the non-homogeneous circuits
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Circuit type Time for heuristic Time for incremental
Type A 172 2740
Type B 325 460
8250 19250
Type C 203 1000
1820 10830
Table 1
The result of applying heuristic and incremental algorithms to the diﬀerent patterns of
non-homogeneous circuits. The time unit is millisecond.
Thus, our heuristic algorithm performs signiﬁcantly better than incremen-
tal algorithm for non-homogeneous circuits.
Using heuristic algorithm, may cause the join operation to be performed
on the automata in separate parts of the graph. This helps us in joining very
large circuits which is another advantage of our heuristic algorithm. In case
of memory shortage, we can move heavier squares (automata) to a secondary
memory as they are not required in earlier iterations of heuristic algorithm.
5 Conclusion and Future Work
In this paper, we explained the RtC tool for modeling Reo, and mapping
Reo circuits to constraint automata in order to analyze their behavior. We
explained the architecture and the format of the interfaces of the tool, and
described the heuristics used in the main algorithms.
A graphical user interface will soon be added to RtC. This interface, en-
ables the user to input Reo circuits or constraint automata in graphical format.
RtC then generates the XML speciﬁcations of its input. A graphical output
is also generated by RtC through the XML ﬁle of the output constraint au-
tomata. The next version of RtC applies a memory management policy to
handle very large Reo circuits and automata.
We are currently examining other heuristics that can be used in the join
algorithm. The parameters that are considered are the number of neighbors
of each square in the square graph, and the number of transitions that are
merged by a product of two constraint automata. We can improve the heuris-
tic algorithm by using parallel techniques in implementation. We are also
investigating the set of well-formed constraint automata which can be derived
from Reo circuits.
In RtC, data constraints are considered during the join operation, but are
F. Ghassemi et al. / Electronic Notes in Theoretical Computer Science 159 (2006) 99–115 113
not evaluated. The evaluation of data constraints to false removes a transition,
and thus, causes a reduction in space. In the next version of RtC, evaluation
of data constraints will be implemented. Extensions of constraint automata
have been proposed [3] which will be supported in future versions of RtC.
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